JPS626734Y2 - - Google Patents
Info
- Publication number
- JPS626734Y2 JPS626734Y2 JP1979018099U JP1809979U JPS626734Y2 JP S626734 Y2 JPS626734 Y2 JP S626734Y2 JP 1979018099 U JP1979018099 U JP 1979018099U JP 1809979 U JP1809979 U JP 1809979U JP S626734 Y2 JPS626734 Y2 JP S626734Y2
- Authority
- JP
- Japan
- Prior art keywords
- frequency divider
- clock
- latch
- input
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1979018099U JPS626734Y2 (en]) | 1979-02-14 | 1979-02-14 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1979018099U JPS626734Y2 (en]) | 1979-02-14 | 1979-02-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55118552U JPS55118552U (en]) | 1980-08-21 |
JPS626734Y2 true JPS626734Y2 (en]) | 1987-02-17 |
Family
ID=28844719
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1979018099U Expired JPS626734Y2 (en]) | 1979-02-14 | 1979-02-14 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS626734Y2 (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5236674B2 (en]) * | 1973-03-03 | 1977-09-17 |
-
1979
- 1979-02-14 JP JP1979018099U patent/JPS626734Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS55118552U (en]) | 1980-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5004933A (en) | Phase-selectable flip-flop | |
JPH07114348B2 (ja) | 論理回路 | |
JPS626734Y2 (en]) | ||
JPH01114112A (ja) | 消費電力低減回路 | |
JPS6122356Y2 (en]) | ||
JP2674810B2 (ja) | 多重化n連一致保護回路 | |
JP3144086B2 (ja) | 擾乱付加信号発生回路 | |
GB1144389A (en) | Converter for self-clocking digital signals | |
JP2514961Y2 (ja) | シリアルデータラッチ回路 | |
KR920004439Y1 (ko) | 데이타 변환회로 | |
SU575767A1 (ru) | Формирователь импульсов | |
JPS61128841U (en]) | ||
JP2827517B2 (ja) | 位相同期回路 | |
JPS6314540B2 (en]) | ||
JPS617151U (ja) | 同期化回路 | |
JPH03289232A (ja) | 非同期読み出し回路 | |
JPS6192058A (ja) | タイムスロツト同期回路 | |
JPS63187921A (ja) | アナログ・デジタル信号変換器 | |
JPS6077129U (ja) | アナログ信号再生装置 | |
JPH0577032B2 (en]) | ||
JPH0119785B2 (en]) | ||
JPS6266118A (ja) | エンコ−ダパルス位相補正回路 | |
JPS6022542B2 (ja) | 同期化回路 | |
JPH01261908A (ja) | サンプリング周波数変換装置及び方法 | |
KR900015450A (ko) | 디지털 위상 동기회로 |